| Current view: | top level - arch/x86/kernel - process.c (source / functions) | Hit | Total | Coverage | ||
| Test: | combined.info | Lines: | 120 | 359 | 33.4 % | |
| Date: | 2022-03-28 15:32:58 | Functions: | 17 | 34 | 50.0 % | |
| Branches: | 45 | 249 | 18.1 % | |||
|
| LCOV - code coverage report | |||||||||||||||||||||||||||||
| |||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
|
| Function Name |
Hit count  |
| __switch_to_xtra | 0 |
| amd_e400_c1e_apic_setup | 28 |
| amd_e400_idle | 0 |
| arch_align_stack | 284872 |
| arch_cpu_idle | 11012 |
| arch_cpu_idle_dead | 0 |
| arch_cpu_idle_enter | 11012 |
| arch_dup_task_struct | 145629 |
| arch_post_acpi_subsys_init | 28 |
| arch_randomize_brk | 142436 |
| arch_setup_new_exec | 142436 |
| copy_thread_tls | 145629 |
| default_idle | 11012 |
| disable_TSC | 0 |
| disable_cpuid | 0 |
| do_arch_prctl_common | 0 |
| enable_TSC | 0 |
| enable_cpuid | 0 |
| exit_thread | 143572 |
| flush_thread | 142436 |
| get_tsc_mode | 0 |
| get_wchan | 2744 |
| idle_setup | 0 |
| mwait_idle | 0 |
| native_tss_update_io_bitmap | 0 |
| prefer_mwait_c1_over_halt | 28 |
| select_idle_routine | 28 |
| set_new_tls | 112 |
| set_tsc_mode | 0 |
| speculation_ctrl_update | 0 |
| speculation_ctrl_update_current | 0 |
| speculation_ctrl_update_tif | 0 |
| speculative_store_bypass_ht_init | 28 |
| stop_this_cpu | 0 |
|
| Generated by: LCOV version 1.14 |